Programmable interconnects are configurable routing elements in FPGAs and ASICs that enable flexible signal connections between logic blocks.
| Parameter | Typical range | Notes & selection driver |
|---|---|---|
| Switch Type | Pass transistor, multiplexer, or antifuse based | |
| Maximum Frequency | Typically 100-500 MHz depending on architecture | |
| Power Consumption | Static: 0.1-1 mW per switch, Dynamic: depends on switching activity | |
| Propagation Delay | 50-200 ps per switch element | |
| Routing Resources | Number of programmable switches, routing channels per logic block | |
| Configuration Memory | 1-10 bits per routing element | |
| Configuration Technology | SRAM, flash, or antifuse |
Ranges are indicative industry figures for RFQ preparation, not a supplier commitment. Confirm every value and standard with the legal manufacturer before ordering.
This component is used in the following industrial products
A practical evidence checklist for RFQ preparation and supplier evaluation.
CNFX does not score or rank suppliers. Buyers must verify all claims and documents with the legal manufacturer before ordering.
Manufacturer profiles associated with Programmable Interconnects.
Manufacturer listings support early research and capability understanding. They are not certification, ranking, or transaction guarantees.
FPGA interconnects are fully reprogrammable using SRAM or flash technology, allowing complete reconfiguration. ASIC interconnects are fixed during manufacturing using metal layers and vias, offering higher performance but no post-fabrication flexibility.
They impact signal propagation delay, power consumption, and maximum operating frequency. Longer routing paths with more switches increase delay and power usage, while optimized routing minimizes these effects.
Editorial classification, named public sources where available, and source-reviewed manufacturer records. See the editorial policy.