A digital logic circuit that selects one of multiple input lines and routes it to a single output line based on binary address inputs.
| Parameter | Typical range | Notes & selection driver |
|---|---|---|
| Output Type | Single-ended or differential | |
| Package Type | DIP, SOIC, QFP, BGA | |
| Address Lines | 2 to 6 lines | |
| Input Channels | 4 to 64 channels | |
| Switching Speed | 1 ns to 100 ns | |
| Operating Voltage | 3.3V to 5V DC | |
| Power Consumption | 5 mW to 50 mW | |
| Operating Temperature | -40°C to 85°C |
Ranges are indicative industry figures for RFQ preparation, not a supplier commitment. Confirm every value and standard with the legal manufacturer before ordering.
This component is used in the following industrial products
A practical evidence checklist for RFQ preparation and supplier evaluation.
CNFX does not score or rank suppliers. Buyers must verify all claims and documents with the legal manufacturer before ordering.
Manufacturer profiles associated with Select Decoder.
Manufacturer listings support early research and capability understanding. They are not certification, ranking, or transaction guarantees.
A select decoder routes one of multiple inputs to a single output based on address lines, while a demultiplexer routes a single input to one of multiple outputs. They are functionally inverse but often use similar circuitry.
The number of address lines (n) is determined by the formula n = log2(m), where m is the number of input channels. For example, 4 inputs require 2 address lines (2^2=4).
Yes, multiple select decoders can be cascaded using enable pins or additional logic to handle larger numbers of inputs, such as in tree or matrix configurations.
Editorial classification, named public sources where available, and source-reviewed manufacturer records. See the editorial policy.