Cryptographic Coprocessor
View system integration details
This page explains how Cryptographic Engine Core is classified within Computer, Electronic and Optical Product Manufacturing. Technical values and manufacturer relationships are research references; confirm the current specification and supplier evidence for each order.
The central processing unit within a cryptographic coprocessor that executes cryptographic algorithms and operations.
Technical details and manufacturing context for Cryptographic Engine Core
| Parameter | Typical range | Notes & selection driver |
|---|---|---|
| Throughput | 1–10 Gbps | Depends on algorithm and key size |
| Latency | 10–100 µs | For block cipher operations |
| Clock Frequency | 100–500 MHz | Higher frequency increases throughput |
| Supply Voltage | 0.9–1.2 V | Core logic voltage |
| Power Consumption | 0.5–5 W | At maximum throughput |
| Operating Temperature | -40–85 °C | Industrial grade |
| Process Technology | 7–28 nm | Smaller node reduces power and area |
| Die Area | 1–10 mm² | Excludes I/O and memory |
| Supported Algorithms | AES, RSA, ECC, SHA | Common symmetric and asymmetricFIPS 140-2 |
| Key Length | 128–4096 bit | Depends on algorithm |
| Random Number Generator | True RNG | Compliant for cryptographic useAIS 31 |
| Side-Channel Resistance | DPA, SPA, EMA | Hardware countermeasuresISO/IEC 19790 |
| Interface | AMBA AXI4 | Standard SoC busAMBA |
Ranges are indicative industry figures for RFQ preparation, not a supplier commitment. Confirm every value and standard with the legal manufacturer before ordering.
| pressure: | N/A (solid-state electronic component) |
| other spec: | Power consumption: 0.5-5W typical, Clock frequency: 50-500 MHz, Voltage: 1.0-1.8V core |
| temperature: | -40°C to +125°C (operational range for industrial-grade silicon) |
Indicative industry ranges for design and RFQ preparation. Confirm the exact figures and applicable standard with the manufacturer before specifying.
Quoted from the published standard.
A practical evidence checklist for RFQ preparation and supplier evaluation.
Compare the published product scope and source details, then include your specifications and quantity in an enquiry.
Manufacturer profiles associated with Cryptographic Engine Core.
Explore company information and manufacturing capabilities, then discuss the scope of your project with a relevant supplier.
Ask for use case, specification boundaries, supplier type, and RFQ preparation information for this product.
The Cryptographic Engine Core is the central processing unit within a cryptographic coprocessor. It executes cryptographic algorithms and operations, such as encryption, decryption, digital signature generation/verification, and key management, offloading these tasks from the main CPU to enhance security and performance.
The core supports common symmetric and asymmetric algorithms including AES, RSA, ECC, and SHA. Key lengths range from 128 to 4096 bits, depending on the algorithm. These are reference values; confirm the exact supported algorithms and key lengths for the specific model with the manufacturer.
Reference ranges include throughput of 1–10 Gbps, latency of 10–100 µs for block cipher operations, clock frequency of 100–500 MHz, supply voltage of 0.9–1.2 V, power consumption of 0.5–5 W, operating temperature of -40 to 85 °C, process technology of 7–28 nm, and die area of 1–10 mm². These values must be confirmed for the actual model and application.
The core includes hardware countermeasures against side-channel attacks such as DPA (differential power analysis), SPA (simple power analysis), and EMA (electromagnetic analysis). It references ISO/IEC 19790 for security requirements. However, compliance should be verified with the manufacturer for the specific product.
This component is essential for the following industrial systems and equipment:
Editorial classification, named public sources where available, and source-reviewed manufacturer records.
Compare manufacturer profiles with relevant product and process capability.