INDUSTRY COMPONENT

Vias

Vias are conductive pathways that connect different layers of a printed circuit board (PCB) to enable electrical continuity and signal transmission between circuits.

Component Specifications

Definition
Vias are plated-through holes in a printed circuit board (PCB) that provide electrical and thermal connections between conductive layers. They are essential for multilayer PCB designs, allowing signals, power, and ground planes to traverse vertically through the board. Vias are typically formed by drilling holes through the PCB substrate and then electroplating them with copper to create a conductive barrel. They can be classified into through-hole vias (spanning all layers), blind vias (connecting an outer layer to an inner layer), and buried vias (connecting inner layers only). Advanced technologies include microvias (diameter <150 μm) and filled vias for high-density interconnect (HDI) applications.
Working Principle
Vias function by creating a conductive path through the insulating substrate of a PCB. After drilling, the hole walls are metallized via electroless copper deposition followed by electroplating, forming a continuous conductive barrel. This allows electrical currents and signals to pass between layers, enabling complex circuit routing. In thermal management, vias transfer heat from components to other layers or heat sinks. The electrical performance depends on factors like aspect ratio, plating quality, and via geometry, with impedance matching critical for high-frequency applications.
Materials
Copper (electroplated, typically 1 oz/ft² to 2 oz/ft² thickness), with optional finishes like ENIG (Electroless Nickel Immersion Gold), HASL (Hot Air Solder Leveling), or OSP (Organic Solderability Preservative). Substrate materials include FR-4 epoxy, polyimide, or Rogers materials for high-frequency applications. Fill materials for plugged vias may include conductive epoxy or non-conductive resin.
Technical Parameters
ParameterTypical rangeNotes & selection driver
Diameter0.1 mm to 0.8 mm (standard), <0.1 mm for microvias
Tolerance±0.05 mm
Resistance<10 mΩ per via
Aspect RatioUp to 10:1 (hole depth to diameter)
Plating Thickness15-25 μm
Thermal Conductivity~400 W/m·K (copper-filled)

Ranges are indicative industry figures for RFQ preparation, not a supplier commitment. Confirm every value and standard with the legal manufacturer before ordering.

Standards
IPC-6012, IPC-2221, ISO 9001, IEC 61188-5-1

Parent Products

This component is used in the following industrial products

Engineering Analysis

Risks & Mitigation
  • Via cracking due to thermal cycling
  • Plating voids causing open circuits
  • Delamination from moisture absorption
  • Signal integrity degradation in high-frequency applications
  • Solder wicking during assembly
FMEA Triads
Trigger: Insufficient plating thickness or voids in copper deposition
Failure: Increased electrical resistance or open circuit
Mitigation: Implement strict process controls for plating baths, regular cross-section analysis, and use of automated optical inspection (AOI)
Trigger: Thermal expansion mismatch between copper and substrate
Failure: Via barrel cracking during temperature cycling
Mitigation: Use matched CTE materials, design with appropriate aspect ratios, and implement thermal stress testing
Trigger: Poor drill alignment or registration
Failure: Misaligned vias causing short circuits or open connections
Mitigation: Use high-precision drilling equipment, implement registration systems, and perform pre-drill alignment verification

Industrial Ecosystem

Compatible With

Typical Suppliers & Equivalents

Compliance & Inspection

Tolerance
±0.05 mm for hole diameter, ±0.1 mm for position
Test Method
Cross-section microscopy, electrical continuity testing, thermal cycling (IPC-TM-650), impedance testing with TDR

Procurement Evaluation Criteria

A practical evidence checklist for RFQ preparation and supplier evaluation.

Technical documentation
Request current drawings, revision history, and a signed specification sheet.
Manufacturing capability
Verify equipment lists, process limits, capacity, and representative production evidence.
Inspection readiness
Confirm test methods, calibrated equipment, sampling plans, and traceable reports.
Supplier transparency
Check the legal entity, factory address, ownership, certifications, and direct contacts.

CNFX does not score or rank suppliers. Buyers must verify all claims and documents with the legal manufacturer before ordering.

Manufacturers of Vias

Manufacturer profiles associated with Vias.

Sourcing Vias from China?
Tell us your specification and target quantity — we will match it against manufacturer records and come back with the factories that fit.
Request manufacturers We manufacture this

Manufacturer listings support early research and capability understanding. They are not certification, ranking, or transaction guarantees.

Related Components

Serial Interface
Serial interface for industrial data transmission between IoT gateways and legacy equipment using RS-232/422/485 protocols.
Marking Ink
Specialized ink for permanent identification on surface mount resistors during manufacturing.
Dielectric Layer
Insulating layer in surface mount capacitors that stores electrical energy through polarization.
Optical Window
Transparent optical component for light transmission in polycarbonate lens housings

Frequently Asked Questions

What are the main types of vias in PCB design?

The three primary types are through-hole vias (connect all layers), blind vias (connect an outer layer to one or more inner layers), and buried vias (connect only inner layers). Microvias are used in high-density designs.

How do vias affect signal integrity in high-speed circuits?

Vias introduce impedance discontinuities, parasitic capacitance, and inductance that can cause signal reflection and attenuation. Proper via design, including controlled impedance, return path continuity, and via stitching, is essential for maintaining signal integrity.

What are filled vias and when are they used?

Filled vias are holes filled with conductive or non-conductive material after plating. They prevent solder wicking during assembly, improve thermal conductivity, and provide a planar surface for component placement, commonly used in BGA packages and high-reliability applications.

Data Basis

Editorial classification, named public sources where available, and source-reviewed manufacturer records. See the editorial policy.

Preliminary Technical Classification
This page supports structured research, RFQ preparation, and supplier evaluation. It does not replace buyer-led supplier qualification, standards review, or technical approval.

Request Manufacturing Insight for Vias

Thank you. Your request has been sent. We'll respond within 1–3 business days.
Sorry, we couldn't send your message. Please try again, or email us at contact@cnfx.com.
XOR Gate
Get QuotesChat