Sample-and-Hold Amplifier: Component for ADC Circuits

Product Specifications

Technical details and manufacturing context for Sample-and-Hold Amplifier

Definition

A sample-and-hold amplifier (SHA) is a critical component within an analog-to-digital converter (ADC) circuit. Its primary function is to acquire an input analog signal at a precise sampling instant and maintain a constant output voltage during the conversion period, ensuring that the ADC digitizes a stable value. This prevents errors caused by signal changes during conversion. The device operates in two phases: in the sample phase, a switch closes, connecting the input to a holding capacitor, allowing it to charge or discharge to the instantaneous input voltage. In the hold phase, the switch opens, isolating the capacitor, which then maintains the sampled voltage for the ADC to process. Key parameters include supply voltage (typically ±5 to ±15 V DC), acquisition time (0.5 to 10 µs), aperture delay (10 to 100 ns), aperture jitter (1 to 20 ps), settling time (1 to 20 µs), gain error (±0.01% to ±0.1%), offset voltage (±0.5 to ±5 mV), droop rate (0.01 to 1 mV/ms), input impedance (10^9 to 10^12 Ω), output current (5 to 20 mA), operating temperature (-40 to 85 °C), and package type (DIP-8 or SOIC-8). These values are typical ranges for industrial-grade components and must be verified for the specific model and application. The SHA is used in data acquisition systems, digital signal processing, and instrumentation where accurate sampling is required. It is essential to confirm model-specific specifications with the legal manufacturer or supplier before integration.

Working Principle

The sample-and-hold amplifier operates in two phases. In the sample phase, the internal switch closes, connecting the input signal to a holding capacitor. The capacitor charges or discharges to the instantaneous input voltage, tracking the signal. In the hold phase, the switch opens, isolating the capacitor from the input. The capacitor retains the sampled voltage, providing a stable output to the ADC during conversion. The switch's opening is not instantaneous; aperture delay and jitter introduce uncertainty in the exact sampling moment. The holding capacitor's charge may decay over time, known as droop, which limits the hold duration. The device requires a dual supply for bipolar input/output operation.

Common Materials

Semiconductor (Silicon), Dielectric Material (for capacitor)

Technical Parameters

Parameter	Typical range	Notes & selection driver
Supply Voltage	±5–±15 V DC	Dual supply required for bipolar input/output
Acquisition Time	0.5–10 µs	Time to reach 0.01% of final value
Aperture Delay	10–100 ns	Delay from hold command to switch opening
Aperture Jitter	1–20 ps	Uncertainty in aperture delay
Settling Time	1–20 µs	To 0.01% for full-scale step
Gain Error	±0.01–±0.1 %	Deviation from ideal gain of 1
Offset Voltage	±0.5–±5 mV	Output offset with input grounded
Droop Rate	0.01–1 mV/ms	Hold-mode output decay
Input Impedance	10^9–10^12 Ω	High impedance for minimal loading
Output Current	5–20 mA	Maximum drive capability
Operating Temperature	-40–85 °C	Industrial grade
Package Type	DIP-8/SOIC-8	Through-hole or surface mount

Ranges are indicative industry figures for RFQ preparation, not a supplier commitment. Confirm every value and standard with the legal manufacturer before ordering.

Components / BOM

Input Buffer Amplifier
Provides high input impedance to prevent loading the signal source and drives the sampling switch.

Material: Semiconductor
Sampling Switch Part
A transistor (MOSFET) that opens/closes to connect/disconnect the holding capacitor from the input.

Material: Semiconductor
Holding Capacitor Part
Stores the sampled analog charge, maintaining the output voltage during the hold phase.

Material: Dielectric Material
Output Buffer Amplifier
Provides low output impedance to drive the ADC input without affecting the held voltage on the capacitor.

Material: Semiconductor

Application & selection

Application Fit & Sizing Matrix

Operational Limits

droop rate:	0.1mV/μs to 10mV/μs
temperature:	-40°C to +85°C (industrial grade), -55°C to +125°C (military grade)
voltage range:	±5V to ±18V supply, input signal within supply rails
acquisition time:	10ns to 1μs typical
hold capacitance:	10pF to 1000pF

Media Compatibility

✓ DC voltage signals ✓ Low-frequency AC signals (<100kHz) ✓ Sensor output conditioning

Unsuitable: High-frequency RF signals (>10MHz) or environments with severe electromagnetic interference

Sizing Data Required

Input signal bandwidth (Hz)
Required acquisition time (seconds)
Hold duration and accuracy requirement (droop rate in V/s)

Risk, maintenance & compliance

Reliability & Engineering Risk Analysis

Failure Mode & Root Cause

Sample timing drift

Cause: Degradation of timing components (e.g., capacitors, clock circuits) due to thermal stress, aging, or voltage fluctuations, leading to inaccurate sample acquisition timing.

Hold capacitor leakage

Cause: Deterioration of the hold capacitor (e.g., dielectric breakdown, contamination) causing charge loss during the hold phase, resulting in output voltage droop and signal inaccuracy.

Maintenance Indicators

Audible: Unusual high-frequency noise or oscillations from the amplifier circuit, indicating potential instability or component failure.
Visual: Erratic or drifting output readings on monitoring equipment (e.g., oscilloscope, data logger) during hold periods, suggesting capacitor or timing issues.

Engineering Tips

Implement regular calibration and timing verification using precision test equipment to detect and correct drift before it affects performance.
Maintain stable operating conditions (e.g., controlled temperature, clean power supply) to reduce stress on sensitive components like capacitors and clock circuits.

Indicative industry ranges for design and RFQ preparation. Confirm the exact figures and applicable standard with the manufacturer before specifying.

Compliance & Manufacturing Standards

Applicable Standards

IEC 61000-6-2 Electromagnetic Compatibility (EMC) EN 61326-1 Electrical Equipment for Measurement, Control and Laboratory Use

Quoted from the published standard.

Manufacturing Precision

Hold Step Settling Time: +/-0.01% of final value
Aperture Jitter: +/-2ps RMS

Quality Inspection

Dynamic Performance Test (SINAD, THD, ENOB)
Temperature Drift Verification (-40°C to +85°C)

Procurement Evaluation Criteria

A practical evidence checklist for RFQ preparation and supplier evaluation.

Technical documentation

Request current drawings, revision history, and a signed specification sheet.

Manufacturing capability

Verify equipment lists, process limits, capacity, and representative production evidence.

Inspection readiness

Confirm test methods, calibrated equipment, sampling plans, and traceable reports.

Supplier transparency

Check the legal entity, factory address, ownership, certifications, and direct contacts.

Compare the published product scope and source details, then include your specifications and quantity in an enquiry.

Manufacturers of Sample-and-Hold Amplifier

Manufacturer profiles associated with Sample-and-Hold Amplifier.

Sourcing Sample-and-Hold Amplifier from China?

Tell us your specification and target quantity — we will match it against manufacturer records and come back with the factories that fit.

Request manufacturers We manufacture this

Explore company information and manufacturing capabilities, then discuss the scope of your project with a relevant supplier.

Frequently Asked Questions

What is the primary function of a sample-and-hold amplifier?

It captures an analog voltage at a specific instant and holds it constant during ADC conversion, ensuring accurate digitization.

What are typical supply voltage requirements?

Typical dual supply voltages range from ±5 to ±15 V DC, depending on the model.

How does aperture delay affect performance?

Aperture delay is the delay from the hold command to switch opening, typically 10-100 ns. It introduces uncertainty in the sampling instant, affecting accuracy.

What is droop rate and why is it important?

Droop rate is the output voltage decay in hold mode, typically 0.01-1 mV/ms. It limits how long the voltage can be held accurately.

Related equipment

Applied To / Applications

This component is essential for the following industrial systems and equipment:

ADC Circuit

View system integration details

Industrial Ecosystem & Supply Chain Structure

Complementary Systems

Downstream Applications

Specialized Tooling

Data Basis

Editorial classification, named public sources where available, and source-reviewed manufacturer records.

Preliminary Technical Classification

This page supports structured research, RFQ preparation, and supplier evaluation. It does not replace buyer-led supplier qualification, standards review, or technical approval.

Compiled and source-reviewed by the CNFX editorial team. Each manufacturer above links to the page on that company's own website where the product is listed, with the date we checked it. How we source and review · Page last updated 12 October 2026

Previous Product

XY Positioning Stage

Last Product

Sample-and-Hold Amplifier