Editorial Technical Reference

PHY (Physical Layer) Chip

This page explains how PHY (Physical Layer) Chip is classified within Computer, Electronic and Optical Product Manufacturing. Technical values and manufacturer relationships are research references; confirm the current specification and supplier evidence for each order.

Technical Definition & Core Assembly

A semiconductor device that implements the physical layer functions of network communication protocols.

View Full Specifications Explore Manufacturing Sources
PHY (Physical Layer) Chip in a manufacturing environment
Representative product image. Confirm appearance and specifications with the manufacturer.

Product Specifications

Technical details and manufacturing context for PHY (Physical Layer) Chip

Definition
The PHY (Physical Layer) Chip is a critical component within a Network Interface Controller (NIC) responsible for the physical transmission and reception of data signals over a network medium. It handles analog signal modulation/demodulation, line coding, clock recovery, and electrical/optical interface management, converting digital data from the MAC layer into signals suitable for the physical network cable or fiber. This directory entry covers a generic PHY chip used in computer, electronic, and optical product manufacturing. The chip is typically packaged in a QFN-48 package (7x7 mm) and supports a single port. It operates with a supply voltage of 3.3V ±10% and an industrial temperature range of -40 to 85°C. The device supports data rates of 10/100/1000 Mbps (10BASE-T, 100BASE-TX, 1000BASE-T) per IEEE 802.3, with a typical power consumption of 0.5–1.5 W for 1000BASE-T. The MAC interface is RGMII/MII, also per IEEE 802.3. The chip provides ESD protection of ±8 kV (HBM) on I/O pins per IEC 61000-4-2, and operates in non-condensing humidity of 10–90% RH. Jitter is specified as ±0.02 UI peak-to-peak at 1000BASE-T per IEEE 802.3. Materials include silicon (semiconductor), copper (interconnects), and plastic (packaging). These values are directory reference ranges; actual model-specific values must be confirmed with the legal manufacturer or supplier. The PHY chip is a component-level product, not a finished device, and its performance depends on the surrounding circuit design and network conditions.
Working Principle
The chip operates by receiving digital data frames from the Media Access Control (MAC) layer. It then encodes this data (e.g., using Manchester encoding, 4B/5B, or PAM4 for higher speeds), performs parallel-to-serial conversion, and drives the analog signals onto the physical medium (e.g., twisted pair copper, fiber optic cable). On reception, it performs the reverse process: signal conditioning, clock and data recovery, serial-to-parallel conversion, decoding, and passes the digital data up to the MAC layer.
Common Materials
Silicon (Semiconductor), Copper (Interconnects), Plastic (Packaging)
Technical Parameters
ParameterTypical rangeNotes & selection driver
Data Rate10/100/1000 MbpsSupports 10BASE-T, 100BASE-TX, 1000BASE-TIEEE 802.3
Supply Voltage3.3 ±10% VCore and I/O voltage
Operating Temperature-40–85 °CIndustrial grade
Power Consumption0.5–1.5 WTypical for 1000BASE-T
Package TypeQFN-487x7 mmJEDEC
Number of Ports1Single port
InterfaceRGMII/MIIMAC interfaceIEEE 802.3
ESD Protection±8 kVHBM on I/O pinsIEC 61000-4-2
Operating Humidity10–90 %RHNon-condensing
Jitter±0.02 UIPeak-to-peak at 1000BASE-TIEEE 802.3

Ranges are indicative industry figures for RFQ preparation, not a supplier commitment. Confirm every value and standard with the legal manufacturer before ordering.

Components / BOM
  • Line Driver/Receiver
    Amplifies and conditions the analog signal for transmission over the cable and receives incoming signals.
    Material: Semiconductor (Transistors)
  • Encoder/Decoder (ENDEC)
    Encodes digital data into a line code for transmission and decodes received signals back to digital data.
    Material: Semiconductor Logic
  • Clock Data Recovery (CDR) Circuit
    Extracts the clock signal from the incoming data stream to synchronize the receiver.
    Material: Semiconductor (PLL/VCO circuits)
  • Media Dependent Interface (MDI) Part
    The physical electrical or optical connection pins/pads to the network medium.
    Material: Copper/Gold (Pads), Plastic (Connector housing)
  • Parallel-Serial Conversion Stage
    Turns the MAC's parallel words into a serial line stream and back again on receive.

Application & selection

Application Fit & Sizing Matrix

Operational Limits
pressure: N/A (solid-state device)
other spec: Data Rate: 10 Mbps to 100 Gbps, Supply Voltage: 1.0V to 3.3V, Power Consumption: < 2W
temperature: -40°C to +125°C (industrial grade)
Media Compatibility
✓ Ethernet (copper/fiber) ✓ Wi-Fi/Bluetooth RF interfaces ✓ Industrial fieldbus protocols (e.g., PROFIBUS, Modbus)
Unsuitable: High-voltage/high-current power transmission environments
Sizing Data Required
  • Required data rate (e.g., 1 Gbps, 10 Gbps)
  • Interface type (e.g., RJ45, SFP+, optical)
  • Protocol compliance (e.g., IEEE 802.3, USB, PCIe)

Risk, maintenance & compliance

Reliability & Engineering Risk Analysis

Failure Mode & Root Cause
Thermal degradation
Cause: Excessive heat due to inadequate cooling, poor thermal interface material application, or overclocking leading to solder joint fatigue, electromigration, and dielectric breakdown.
Electrostatic discharge (ESD) damage
Cause: Improper handling during installation or maintenance without ESD protection, causing latent or catastrophic failure of sensitive semiconductor junctions and interconnects.
Maintenance Indicators
  • Intermittent or complete loss of network connectivity despite proper cabling and configuration
  • Abnormal heat emission detected via thermal imaging or touch, significantly exceeding specified operating temperatures
Engineering Tips
  • Implement strict ESD protocols (wrist straps, grounded workstations, anti-static packaging) during all handling and installation procedures
  • Ensure optimal thermal management with proper heatsink mounting, high-quality thermal paste application, and adequate airflow in the enclosure

Indicative industry ranges for design and RFQ preparation. Confirm the exact figures and applicable standard with the manufacturer before specifying.

Compliance & Manufacturing Standards

Applicable Standards
ISO/IEC 11801-1:2017 (Generic cabling for customer premises) ANSI/TIA-568.2-D (Balanced twisted-pair telecommunications cabling and components) CE marking (Electromagnetic Compatibility Directive 2014/30/EU)

Quoted from the published standard.

Manufacturing Precision
  • Signal jitter: +/- 0.1 UI (Unit Interval)
  • Impedance matching: +/- 10% of nominal value
Quality Inspection
  • Bit Error Rate Test (BERT)
  • Eye Diagram Analysis
Technical documentation
Request current drawings, revision history, and a signed specification sheet.
Manufacturing capability
Verify equipment lists, process limits, capacity, and representative production evidence.
Inspection readiness
Confirm test methods, calibrated equipment, sampling plans, and traceable reports.
Supplier transparency
Check the legal entity, factory address, ownership, certifications, and direct contacts.

Compare the published product scope and source details, then include your specifications and quantity in an enquiry.

Manufacturers of PHY (Physical Layer) Chip

Manufacturer profiles associated with PHY (Physical Layer) Chip.

Sourcing PHY (Physical Layer) Chip from China?
Tell us your specification and target quantity — we will match it against manufacturer records and come back with the factories that fit.
Request manufacturers We manufacture this

Explore company information and manufacturing capabilities, then discuss the scope of your project with a relevant supplier.

Buyer enquiry

Request manufacturing insight for PHY (Physical Layer) Chip

Ask for use case, specification boundaries, supplier type, and RFQ preparation information for this product.

Where it goes
Straight to the CNFX editorial desk, and to the manufacturer if this product is linked to a claimed profile. Nothing is broadcast to a supplier list.
Your details stay here
We do not sell or rent enquiry data, and we do not add you to a mailing list. Used only to answer this request.
No commission, no middleman
CNFX is a directory. We take no cut of any order and never negotiate on a supplier's behalf.
What to include
Share your product specifications, quantity, destination and target delivery date.

Your business information is used only to process this request.

Thank you! Your message has been sent. We'll respond within 1–3 business days.
Sorry, we couldn't send your message. Please try again, or email us at [email protected].

Frequently Asked Questions

What is the difference between a PHY chip and a MAC controller?

A PHY chip implements the physical layer functions, such as signal modulation, line coding, and clock recovery, while the MAC controller handles data framing, addressing, and error detection at the data link layer. They work together in a network interface.

What data rates does this PHY chip support?

According to the directory reference, it supports 10/100/1000 Mbps, corresponding to 10BASE-T, 100BASE-TX, and 1000BASE-T standards per IEEE 802.3. Actual support depends on the specific model and must be confirmed with the manufacturer.

What is the operating temperature range?

The directory lists an industrial grade operating temperature of -40 to 85°C. This is a reference range; verify the exact range for the specific part number.

What interface does this PHY chip use to connect to the MAC?

The directory lists RGMII/MII as the MAC interface, per IEEE 802.3. These are standard interfaces for connecting a PHY to a MAC. Confirm compatibility with your specific MAC controller.

Data basis: editorial classification, named public sources where available, and source-reviewed manufacturer records. See the editorial policy.

Related equipment

Applied To / Applications

This component is essential for the following industrial systems and equipment:

Network Interface Controller
View system integration details
Network Interface Card (NIC)
View system integration details
Network Interface Controller(s)
View system integration details

Industrial Ecosystem & Supply Chain Structure

Data Basis

Editorial classification, named public sources where available, and source-reviewed manufacturer records.

Preliminary Technical Classification
This page supports structured research, RFQ preparation, and supplier evaluation. It does not replace buyer-led supplier qualification, standards review, or technical approval.

Compiled and source-reviewed by the CNFX editorial team. Each manufacturer above links to the page on that company's own website where the product is listed, with the date we checked it. How we source and review · Page last updated 12 October 2026

Need to Manufacture PHY (Physical Layer) Chip?

Compare manufacturer profiles with relevant product and process capability.

Create Manufacturer Profile Contact Us
Previous Product
XY Positioning Stage
Last Product
Get QuotesChat